FPGAs (Field Programmable Gate Arrays) are finding wide acceptance in medical systems for their ability for rapid prototyping of a concept that requires hardware/software co-design, for performing custom processing in parallel at high data rates and be programmed in the field after manufacturing. Based on the market demand, the FPGA design can be changed and no new hardware needs to be purchased as was the case with ASICs (Application Specific Integrated Circuit) and CPLDs (Complex Programmable Logic Device). Medical companies can now move over to FPGAs saving cost and delivering highly-efficient upgradable systems.
explains the electrical activity of the heart resulting in generation of 5 distinct waves. Finally, section 1.3 explains how ECG data is interpreted to get the heart rate from the electrical signal.
WHAT IS ECG
Electrocardiography (ECG/EKG) is a medical diagnostic test that captures the heart's electrical workings helping in understanding the rhythm of the heart and any irregularities associated with it. The result of the test is called an "Electrocardiogram". The heart muscles contract due to electrical signals received from the sinoartrial node. These electrical impulses are detected by an ECG. It is non-evasive and one of the most common procedures a person undergoes when having any trouble with breathing, chest pain, etc.
HOW DOES IT WORK
Electrical signals are triggered due to heart muscle depolarization which occurs during every heartbeat. Each heart muscle cell has a negative charge around it, which is along its membrane when the heart is at rest. Depolarization is the process of decreasing this negative charge to zero with the help of cations like Na+ and Ca++. This causes the heart muscles to contract. During each heartbeat, a healthy heart will have an orderly progression of a wave of depolarization that is triggered by the cells in the sinoatrial node, spreading out through the atrium, and passing through the atrioventracular node and then spreading all over the ventricles.
Generally more than two pairs of electrodes are used to detect these signals. The output of a pair of electrodes is known as lead. Placing more than a pair of electrodes provides a better way to analyze the heart from different angles. Commonly 12 electrodes are used during an ECG, which are placed across the chest, arms and legs. An ECG signal is shown in the figure below:
• The P wave represents the atrial contractions.
• QRS complex represents the ventricular contractions. The R peak indicates a heartbeat.
• The T wave is the last common wave in an ECG. This electrical signal is produced when the ventricles are repolarizing.
• The letters used in the ECG signal description do not have abbreviations in medical terminology.
ECG INTERPRETATION
The output generated by an ECG is in the graph format with time on the x-axis and voltage on the y-axis. The baseline voltage is known as isoelectric line. In case of no signal detection, this would be a flat line. QRS complex is a combination of three graphical deflections noted on a typical ECG. Most of the times, it is the central and most visually obvious part of the trace generated. An ECG has five deflections, "P" through "T". The Q, R and S waves occur in rapid succession and are usually considered together. They reflect a single event but do not necessarily appear in all leads. Post P wave, the Q wave is a downward deflection. It is followed by the R wave which is an upward spike. The S wave is again a downward deflection after the R wave. S wave is followed by the T wave. Modern ECG monitors convert these electrical signals into digital values. They make use of various types of filters for signal processing. AN ECG graph as observed on a Philips ECG system is shown below:
Figure -ECG graph recorded on Philips system
RELATED WORK
This section discusses the methods that have been used for implementing ECG.
TRADITIONAL METHOD
The traditional methods involve using leads to detect heart rate. The standard 12-lead electrocardiogram is a representation of the heart's electrical activity recorded from electrodes on the body surface. The electrical signals then get passed on to a data logger system that performs all the necessary signal processing and shows an ECG waveform on the screen. This method is widely used in diagnostic centers.
PULSE OXIMETRY
This method uses the principle of light absorbance to determine oxygenated blood from deoxygenated. In doing so, it then calculates the heart rate and an ECG. Pulse oximetry uses a sensor which is placed on a sensitive part of the body, usually fingertip or earlobes. The basic idea is to pass light of two different wavelengths through the body. Typically, light emitting diodes (LEDs) are used in this process. One emits red light while the other emits infrared light.
The absorption of light depends on the wavelengths as well as the blood inside the human body.
Absorption of radiation as a function of wavelength is calculated. Absorption of both the lights differs significantly for oxygenated and deoxygenated blood as it depends on the amount of oxygen present. Based on it, the device can determine a heartbeat or a pulse. In smartphone apps, the camera is used to emit light. Placing one's fingertip on the camera is same as placing it on a sensor of a pulse oximetry device. The app triggers the phone to emit light of certain wavelengths and then calculates the heart rate.
SEISMOCARDIOGRAPHY
Seismocardiogram (SCG) is the recording of body vibrations that are induced by the human heart. SCG can provide definitive information about cardiac output. It uses accelerometer to determine the pace or change of pace in the vibrations. SCG with the help of accelerometers can help establish heart rate by assessing respiratory movements. Accelerometers can be attached directly to human body using inertial footpads or by attaching it to some fabric. They are commonly used on treadmills.
SYSTEM COMPONENTS
This section discusses the individual components used in the implementation of ECG using FPGA.
DEVELOPMENT BOARD -ALTERA DE2 115
This project is implemented using the Altera DE2 115 development board. The DE2 115 development board is featured with a very high end Cyclone IV EP4CE115F29C7 FPGA on it. Although, this board has a number of components integrated on it, for this project, the following components are used:
• USB-Blaster for downloading the code on the target • Ethernet port for transferring data over the network • High Speed Headers (HSMC) to read data from the ADC • 128 MB SD-RAM Memory
The development of a system on FPGA consists of two separate steps: hardware generation, and software creation. Hardware generation used in this implementation is discussed in Section 3.2. Section 3.3 discusses the software creation process.
HARDWARE GENERATION -SOPC
SOPC Builder is software provided by Altera that allows creating soft-hardware components by generating the corresponding Verilog or VHDL files in the background. This eases the development efforts and helps in focusing on the application logic. In this case, the software was used to create a system that will use the NIOS II soft-core processor from Altera. 
Component Description
Each component used in the SOPC system design is described as below: This project was first implemented using the economic edition of Nios II since it provided support for in-depth debugging. Once the major bugs were eliminated from the project and the performance benchmarks were set, the Nios II economic edition was replaced by the Nios II fast edition. Also, no calls were made to the C++'s standard input output library since these are expensive calls for the Nios II processor. For the current implementation, the SOPC builder tool produces low level device drivers that talk to the hardware. In order to avoid direct hardware access from the software using registers, the SOPC builder tool generates the Hardware Abstraction Layer (HAL) APIs. Using EDS, the software interacts with the hardware via the HAL API. The software itself uses Micro C/OS-II APIs to create multiple tasks that synchronize using the OS flags provided by the Micro C/OS-II API.
MICRO C/OS-II

Micro
ECG SIGNAL SIMULATOR -ATMEL EVK1105
Atmel EVK1105 is a 32-bit microcontroller used for audio decoding and streaming applications.
Figure -ATMEL EVK1105
In this project, it is used as a simulator to produce ECG signals at different frequencies.
The signal data is stored in a table and this data is streamed over the microphone channel. In order to have different ECG signals, two buttons on the board are used. These buttons increase or decrease the ECG signal frequency respectively.
The following shows the different ECG signals that can be simulated using the Atmel board:
ECG Signal at 3.1 Hz This signal produces about 25 QRS complexes in a second which is equal to 25 beats a minute.
Having different ECG signals output from the simulator helps in verifying the correctness of the peak detection algorithm. 
Vout=-R2R1×Vin
The output signal from the first OP-AMP is passed on to the second OP-AMP.
Level Shifting
During this stage, the ECG signal is shifted above the zero level and inverted. This is required since the ADC does not operate on negative voltages. The circuit diagram for this OP-AMP is shown below: 
Vout=-R1R2×Vin+ Vk
The output signal from the second OP-AMP is passed on to the analog to digital converter.
ANALOG TO DIGITAL CONVERTER -ADS7818P
The ADS7818P is a high speed analog-to-digital converter manufactured by Texas Instruments. It has internal 2.5V reference, and supports SPI interface. The input range for this ADC is between zero and five volts which is up to two times its reference voltage. This ADC does not operate on negative voltages and hence the input signal has to be shifted above zero to get the correct conversion. Since the ECG signal is too small, it is amplified before passing as an input for conversion.
Figure -ADS 7818P
The FPFA clock running at 50 MHz is provided as an input clock to the ADC. It also supports Power Down mode to save power when not in use. In this implementation the ADC is continuously performing the conversion and therefore does not power down anytime.
Timing Diagram
The timing specification for the ADS7818P A/D converter is as shown below: The only signals of interest for the implementation are CONV, CLK and DATA. As seen from the above figure, as soon as the CONV signal goes low, conversion starts and goes on for 16 clock cycles. At the end of the 16th clock cycle, the data is available and can be read using a serial interface.
ECG IMPLEMENTATION
The entire implementation of the project is divided into modules where each module is performs a dedicated task. The following sections explain the modules in detail: 
ADC READER MODULE
ADC
Block Diagram
The block diagram for the ADC reader module is shown below: 
Input Ports
The following table describes all the input ports of the ADC reader module: 
Output Ports
The following table describes all the output ports of the ADC reader module: periodically, every 500,000 microseconds.
State Machine
The following diagram shows the state machine representation of this module. This state machine is synchronous to the module's input clock, running at 100MHz. It uses an internal counter to generate the slower serial clock needed by the ADS7818P A/D converter chip.
Figure -ADC reader module state diagram
Each state is described as follows:
1) IDLE : This is the power-up state for the acquisition state machine. It transitions to the CONV state on the first clock after power-up.
2) CONV : The module remains in this state for t acq . The next state is CONV2DATA state.
3) CONV2DATA : The module remains in this state for t drp before transitioning to the SERIAL state. The ADS7818 specifies a maximum time before starting to read out serial data.
4) SERIAL :
In this state, the module generates the serial clock for pulling serial data from the ADS7818 A/D converter. It generates 16 clock pulses for reading 16 bits of data. The serial data is loaded into a serial-to-parallel converter. On completion of reading 16 bits, the parallel data is provided to the processor interface along with a data-ready strobe, informing the receiving interface that data's ready. The data remains valid till the next conversion is read. The data-ready strobe is a single-clock wide pulse. The module then enters the DATA2CONV state. ADS7818P specifications provide a lower limit to the serial-clock rate.
5) DATA2CONV
: This state is an idle state that allows reducing the acquisition rate while not violating the other timing parameters affecting the other states.
PASSTHROUGH MODULE
This module is responsible for transferring the acquisition data from the generic-interface of the A2D reader module to the Avalon-streaming interfaced data FIFO. The rationale for introducing this adapter is to keep the A2D reader module with a generic interface for component-reuse in designs that may not conform to Altera-streaming interface. As soon as the DATA_READY is set by the ADC reader module, this module reads all the data and makes the same data available to the Altera Avalon streaming interface. Once the right bits are set, the Avalon streaming interface reads the data and pushes it on the FIFO.
The following sections discuss in detail the working of the passthrough module:
Block Diagram
The block diagram for the passthrough module is as shown below:
Figure -Block diagram for passthrough module
Input Ports
Output Ports
This module outputs signals conforming to the Avalon Streaming interface for transferring data to the data FIFO. Since the data-rate to the FIFO is much lower than the clockrate of 100MHz, this module implements only the minimum required signals for the streaming interface.
HARDWARE FIFO
Altera provides a hardware based FIFO on its on-chip memory region. This hardware FIFO can buffer data and help in the flow control for the SOPC system. Single clock or separate clocks can be used to operate this FIFO but this implementation uses a single clock input. An interrupt can be generated when the FIFO level reaches a user-defined threshold. Here an interval timer is used that queries this level periodically to determine if there are enough packets available to be transferred over the network via the UDP protocol. The FIFO level is queried using an interface altera_avalon_fifo_read_level( ) provided in the low-level driver generated by the SOPC system and the contents of the FIFO are read using the function altera_avalon_read_fifo( ).
FIFO Usage
The FIFO is configured to be of 8K levels which mean the FIFO can store up to 8192 samples from the ADS7818P A/D converter chip at any time. The ADC runs continuously converting the analog input to digital data and storing it in the FIFO. The rate at which ADC writes data to the FIFO is synchronized with the rate at which the software reads data from the FIFO. This ensures that there is enough memory available in the FIFO at all times. If the FIFO is full, the ADC will stop pushing data on the FIFO, no existing samples of the FIFO are overwritten. There is no mechanism to handle this scenario and the software will come to an halt.
INTERVAL TIMER
Altera provides a hardware based Interval Timer core with the Altera DE-2 115 board. An
Interrupt Request (IRQ) is generated every time the timer expires. This timer is implemented as a simple counter internally using the clock period of the FPGA. An Interrupt Service Routine (ISR) has to be registered with the IRQ at the program startup as a callback method. Every time, the timer reaches zero, it generates an IRQ that is handled by the ISR. The timer can be reset or disabled from the ISR. The timer supports the following features:
1) Timeout period up to 1 microsecond.
2) Can be controlled using the NIOS II system 3) Can be level-triggered or edge-triggered. For this project, level-triggered mode is used for the timer.
4) Optional watchdog to check if the timer reached to zero. Watchdog is not used in the current implementation.
Timer ISR Implementation
When the timer reaches zero, the ISR function TimerISR() gets invoked. This function does the following:
1) Read the current hardware FIFO level.
2) If the level is greater than 64, set the OS flag EVT_FIFO_DATA_PENDING. This internally sends a signal to the other network task indicating data is available in the FIFO.
That task reads the data from the FIFO and sends it over the network via the UDP protocol.
3) If the level is greater than 6000, set the OS flag EVT_FIFO_DTA_OVERRUN. Based on the timer interval and the rate at which the ADC is producing digital data, this condition will never be hit. This is only for debugging purposes.
4) Reset the timer
Timer ISR Code Snippet
The code snippet for the Timer ISR is shown in the box below: the FPGA and the host machine is one-to-one.
As soon as the FIFO is filled with 128 samples, the timer handler sends a signal to the main task to send these samples over the network. Wireshark is used to monitor the UDP packets over the network.
PEAK DETECTION MODULE
The peak detection module holds the responsibility of converting the recorded ECG samples to a heart rate value. It does this by calculating the local maxima on the ECG data and keeping a track of such maximas over the period of one minute.
Figure -P wave and T wave as local maxima
As seen from the ECG waveform above, the P wave and the T wave would also be considered as a maximum which would result in incorrect heart rate value. To overcome this, a threshold value is used that ignores the P wave and the T wave. In doing so, the peak detection algorithm calculates a fairly accurate heart rate value based on the ECG waveform produced by the simulator.
USER INTERFACE MODULE
The user interface module is written in C#. It is a windows forms application that reads the UDP data packets sent by the FPGA over the network. This data packet contains the digital ECG samples as well the heart rate computed by the FPGA. For now, the ECG samples are discarded and the heart rate is simply displayed on the form.
User Interface
The following figure is a screenshot of the user interface: 
Data Logging
Along with displaying the heart rate, the user interface module also logs the ECG samples in a text file. This file can be retrieved later by the module to analyze the ECG samples.
Code Snippet
The following is a code snippet from the user interface module showing how the UDP packets are captured. Step 1: The Atmel EVK1105 simulator starts producing the simulated ECG signal. This ECG signal has a period of 748 milliseconds and a peak to peak voltage of 880 mV. The original ECG signal is as shown below: Step 2: The simulated ECG signal goes as an input to the first OP-AMP where it gets amplified and inverted. This is needed since the original signal strength is too low for the ADS7818P A/D converter chip to operate on. This amplified signal now has a peak to peak voltage of 1.69 V. The amplified ECG signal is as shown below: Step 3: The amplified ECG signal goes as an input to the second OP-AMP where it gets level shifted above zero. This is needed since the ADS7818P A/D converter chip cannot operate on negative voltages. This level shifted ECG signal now has only positive voltages and is as shown below:
Figure -ECG signal level shifted and inverted again
Step 4: The level shifted ECG signal then goes to the ADS7818P A/D converter chip.
Step 5: Assuming the ADC reader module is feeding the necessary signals to the ADS7818P A/D converter chip, this A/D converter starts capturing the ECG samples and storing them in the digital format.
Step 6: The ADC reader module reads the digital data generated in the above phase serially and converts it into parallel data, sets the data ready bit to 1.
Step 7: The passthrough component senses the data ready bit is set to 1, captures the digital data samples and sets the appropriate signals for the Avalon streaming interface.
Step 8: The Avalon streaming interface simply pushes the digital data samples on the hardware FIFO.
Step 8: The software running on Nios II processor is continuously monitoring the FIFO level using an interval timer that has a period of 1 millisecond. Once the FIFO level goes above 128, the interval timer's ISR signals the main task to read the digital data samples from the FIFO.
Step 9: The main task reads digital data samples from the FIFO and applies the peak detection algorithm to it. It then generates the data packet with the digital data samples that need to be transferred over the network via the UDP protocol.
Step 10: The main task transfers the data packet generated in the above phase to the host machine via the UDP protocol.
Step 11: The main task then waits for more data to be available.
RESULTS
The project was tested using all the ECG signals simulated by the Atmel EVK1105 simulator. Section 3.5 to describes the simulated ECG signals. The following table shows the heart rate values computed by the FPGA against the actual values: As seen from the table above, the computed heart rate values on the FPGA closely match the expected values. This verifies the correctness of the ECG circuit and the peak detection algorithm. If a plot were to be drawn using the digital ECG samples received from the ADC reader module, the resulting signal would be identical to the one provided as an input to the circuit by the simulator.
CONCLUSION
ECG heart rate computation was successfully implemented on the Altera Cyclone IV FPGA.
The calculated heart rate values match the expected heart rate values. Doing this project exposed me to an entire design flow from concept to final implementation. It exposed me to hardware/software design, practical real-time design considerations like data-throughput. It was a very good learning experience and will help me in my future career as a systems engineer.
FUTURE WORK
This project shows how the heart rate was calculated by implementing ECG on the FPGA. As of now, the user interface module only shows the calculated heart beats per minute. A visual interface that can show the ECG waveform as a running graph can be very useful for diagnosing any abnormalities with the heart. Also, the project is implemented using ECG signals produced by a simulator. When working with an electrical signal coming directly from a person's heart, there will be substantial noise. In such a case, signal processing is a huge challenge since the actual signal value has very small amplitude. There are several other factors that impact accuracy like the pacemakers or the interference from the power supply. Obtaining a clean ECG signal, free of all noise without losing any important information is still a challenge in the medical domain.
